
INTEGRATED CIRCUITS



Product data Supersedes data of 2002 Sep 27 2003 Feb 20



PCA9551



FEATURES

- 8 LED drivers (on, off, flashing at a programmable rate)
- 2 selectable, fully programmable blink rates (frequency and duty cycle) between 0.15625 and 40 Hz (6.4 and 0.025 seconds)
- Input/outputs not used as LED drivers can be used as regular GPIOs
- Internal oscillator requires no external components
- I²C interface logic compatible with SMBus
- Internal power-on reset
- Noise filter on SCL/SDA inputs
- Active low reset input
- 8 open drain outputs directly drive LEDs to 25 mA
- Edge rate control on outputs
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA
- Package offer: SO16, TSSOP16, HVQFN16

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
16-pin plastic SO	-40 to +85 °C	PCA9551D	PCA9551D	SOT109-1
16-pin plastic TSSOP	-40 to +85 °C	PCA9551PW	PCA9551	SOT403-1
16-pin plastic HVQFN	-40 to +85 °C	PCA9551BS	9551	SOT629-1

Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.

 ${\sf I}^2{\sf C}$ is a trademark of Philips Semiconductors Corporation.

DESCRIPTION

The PCA9551 LED Blinker blinks LEDs in I2C and SMBus applications where it is necessary to limit bus traffic or free up the I²C Master's (MCU, MPU, DSP, chipset, etc.) timer. The uniqueness of this device is the internal oscillator with two programmable blink rates. To blink LEDs using normal I/O Expanders like the PCF8574 or PCA9554, the bus master must send repeated commands to turn the LED on and off. This greatly increases the amount of traffic on the I²C bus and uses up one of the master's timers. The PCA9551 LED Blinker instead requires only the initial set up command to program BLINK RATE 1 and BLINK RATE 2 (i.e., the frequency and duty cycle) for each individual output. From then on, only one command from the bus master is required to turn each individual open drain output ON, OFF, or to cycle at BLINK RATE 1 or BLINK RATE 2. Maximum output sink current is 25 mA per bit and 100 mA per package.

Any bits not used for controlling the LEDs can be used for General Purpose Parallel Input/Output (GPIO) expansion.

The active low hardware reset pin (RESET) and Power On Reset (POR) initializes the registers to their default state, all zeroes, causing the bits to be set high (LED off).

Three hardware address pins on the PCA9551 allow eight devices to operate on the same bus.

PCA9551

8-bit I²C LED driver with programmable blink rates

16 V_{DD}

15 SDA

14 SCL

13 RESET

12 LED7

PIN CONFIGURATION - SO, TSSOP

A0 1

A1 2

A2 3

LED0 4

LED1 5




Figure 1. Pin configuration — SO, TSSOP

PIN DESCRIPTION

rigure 2. Fin configuration — HVQFN	Figure 2.	Pin configuration — HVQFN
-------------------------------------	-----------	---------------------------

TOP VIEW

SDA

12 SCL

11 RESET

10 LED7

9

8 LED3 V_{SS} LED4 LED5 LED6

su01667

SO, TSSOP PIN NUMBER	HVQFN PIN NUMBER	SYMBOL	FUNCTION
1	15	A0	Address input 0
2	16	A1	Address input 1
3	1	A2	Address input 2
4, 5, 6, 7	2, 3, 4, 5	LED0-3	LED drivers 0-3
8	6	V _{SS}	Supply ground
9, 10, 11, 12	7, 8, 9, 10	LED4-7	LED drivers 4-7
13	11	RESET	Active low reset input
14	12	SCL	Serial clock line
15	13	SDA	Serial data line
16	14	V _{DD}	Supply voltage

3

PIN CONFIGURATION — HVQFN

A2 1

LED0 2

LED1

LED2 4

3

A0 V_{DD}

15 14 13

A1

16

5 9

BLOCK DIAGRAM




Figure 3. Block diagram

PCA9551

DEVICE ADDRESSING

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9551 is shown in Figure 4. To conserve power, no internal pullup resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




Figure 4. Slave address

The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected while a logic 0 selects a write operation.

CONTROL REGISTER

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9551 which will be stored in the Control Register.




Figure 5. Control register

CONTROL REGISTER DEFINITION

B2	B1	В0	REGISTER NAME	TYPE	REGISTER FUNCTION
0	0	0	INPUT	READ	INPUT REGISTER
0	0	1	PSC0	READ/ WRITE	FREQUENCY PRESCALER 0
0	1	0	PWM0	READ/ WRITE	PWM REGISTER 0
0	1	1	PSC1	READ/ WRITE	FREQUENCY PRESCALER 1
1	0	0	PWM1	READ/ WRITE	PWM REGISTER 1
1	0	1	LS0	READ/ WRITE	LED0-LED3 SELECTOR
1	1	0	LS1	READ/ WRITE	LED4-LED7 SELECTOR

REGISTER DESCRIPTION

The lowest 3 bits are used as a pointer to determine which register will be accessed.

If the auto-increment flag is set, the three low order bits of the Control Register are automatically incremented after a read or write. This allows the user to program the registers sequentially. The contents of these bits will rollover to '000' after the last register is accessed.

When auto-increment flag is set (AI = 1) and a read sequence is initiated, the sequence must start by reading a register different from 0 (B2 B1 B0 \neq 0 0 0)

Only the 3 least significant bits are affected by the Al flag. Unused bits must be programmed with zeroes.

INPUT — INPUT REGISTER

bit	7	6	5	4	3	2	1	0
Default	Х	Х	Х	Х	Х	Х	Х	Х

The INPUT register reflects the state of the device pins. Writes to this register will be acknowledged but will have no effect.

PSC0 — FREQUENCY PRESCALER 0

bit	7	6	5	4	3	2	1	0
default	1	1	1	1	1	1	1	1

PSC0 is used to program the period of the PWM output.

The period of BLINK0 = $\frac{(PSC0 + 1)}{22}$

PWM0 - PWM REGISTER 0

b	oit	7	6	5	4	3	2	1	0
def	ault	1	0	0	0	0	0	0	0

The PWM0 register determines the duty cycle of BLINK0. The outputs are HIGH (LED off) when the count is less than the value in PWM0 and HIGH when it is greater. If PWM0 is programmed with 00h, then the PWM0 output is always LOW.

The duty cycle of		256 – PWM0
The duty cycle o	I DLINKU IS.	256

PSC1 — FREQUENCY PRESCALER 1

bit	7	6	5	4	3	2	1	0
default	1	1	1	1	1	1	1	1

PSC1 is used to program the period of PWM output.

The period of BLINK1 =
$$\frac{(PSC1 + 1)}{38}$$

PWM1 — PWM REGISTER 1

bit	7	6	5	4	3	2	1	0
default	1	0	0	0	0	0	0	0

The PWM1 register determines the duty cycle of BLINK1. The outputs are LOW (LED off) when the count is less than the value in PWM1 and HIGH when it is greater. If PWM1 is programmed with 00h, then the PWM1 output is always LOW (LED off).

The duty cycle of BLINK1 is: $\frac{256 - PWM1}{256}$

LS0 — LED0-3 SELECTOR

	LED 3		LED 2		LED 1		LED 0	
bit	7	6	5	4	3	2	1	0
default	0	1	0	1	0	1	0	1

LS1 — LED4-7 SELECTOR

	LED 7		LED 6		LED 5		LED 4	
bit	7	6	5	4	3	2	1	0
default	0	1	0	1	0	1	0	1

The LSx LED select registers determine the source of the LED data.

00 = Output is set low(LED on)

01 = Output is set Hi-Z (LED off - default)

10 = Output blinks at PWM0 rate

11 = Output blinks at PWM1 rate

PCA9551

POWER-ON RESET

When power is applied to V_{DD}, an internal Power On Reset holds the PCA9551 in a reset state until V_{DD} has reached V_{POR}. At this point, the reset condition is released and the PCA9551 registers are initialized to their default states, all the outputs in the off state.

EXTERNAL RESET

A reset can be accomplished by holding the \overrightarrow{RESET} pin low for a minimum of t_W. The PCA9551 registers and I²C state machine will be held in their default state until the \overrightarrow{RESET} input is once again high.


This input requires a pull-up resistor to V_{DD}.


CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 6).





Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 7).

System configuration

A device generating a message is a transmitter: a device receiving is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves (see Figure 8).




Figure 7. Definition of start and stop conditions




Figure 8. System configuration

PCA9551

Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.





Figure 9. Acknowledgement on the I²C-bus

Bus transactions









Figure 11. READ from register



NOTES:

1. This figure assumes the command byte has previously been programmed with 00h.

Figure 12. READ input port register

PCA9551

APPLICATION DATA




Figure 13. Typical application

Minimizing I_{DD} when the I/O is used to control LEDs

When the I/Os are used to control LEDs, they are normally connected to V_{DD} through a resistor as shown in Figure 13. Since the LED acts as a diode, when the LED is off the I/O V_{IN} is about 1.2 V less than V_{DD} . The supply current , I_{DD} , increases as V_{IN} becomes lower than V_{DD} and is specified as ΔI_{DD} in the DC characteristics table.

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to V_{DD} when the LED is off. Figure 14 shows a high value resistor in parallel with the LED. Figure 15 shows V_{DD} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{DD} and prevents additional supply current consumption when the LED is off.




Figure 14. High value resistor in parallel with the LED




Figure 15. Device supplied by a lower voltage

Programming example

The following example will show how to set LED0 to LED3 on. It will then set LED4 and LED5 to blink at 1 Hz at a 50% duty cycle. LED6 and LED7 will be set to blink at 4 Hz and at a 25% duty cycle.

Table 1.

	I ² C-bus
Start	S
PCA9551 address with A0-A2 = low	C0h
PSC0 subaddress + auto-increment	11h
Set prescaler PSC0 to achieve a period of 1 second: Blink period = $1 = \frac{PSC0 + 1}{38}$	25h
PSC0 = 37	
Set PWM0 duty cycle to 50%:	80h
$\frac{256 - PWM0}{256} = 0.5$	
PWM0 = 128	
Set prescaler PCS1 to achieve a period of 0.25 seconds:	09h
Blink period = $0.25 = \frac{PSC1 + 1}{38}$	
PSC1 = 9	
Set PWM1 output duty cycle to 25%:	C0h
$\frac{256 - \text{PWM1}}{256} = 0.25$	
PWM1 = 192	
Set LED0 to LED3 on	00h
Set LED4 and 5 to PWM0, and LED6 or 7 to PWM1	FAh
Stop	Р

PCA9551

ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	PARAMETER CONDITIONS		MAX	UNIT
V _{DD}	Supply voltage		-0.5	6.0	V
V _{I/O}	DC voltage on an I/O		V _{SS} - 0.5	5.5	V
I _{I/O}	DC output current on an I/O	—	±25	mA	
I _{SS}	Supply current		—	100	mA
P _{tot}	Total power dissipation		—	400	mW
T _{stg}	Storage temperature range		-65	+150	°C
T _{amb}	Operating ambient temperature		-40	+85	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "*Handling MOS devices*".

DC CHARACTERISTICS

 V_{DD} = 2.3 to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 to +85 °C; unless otherwise specified. TYP at 3.3 V and 25 °C.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supplies						
V _{DD}	Supply voltage		2.3	—	5.5	V
I _{DD}	Supply current	Operating mode; $V_{DD} = 5.5 V$; $V_I = V_{DD}$ or V_{SS} ; $f_{SCL} = 100 \text{ kHz}$	—	350	500	μΑ
I _{stb}	Standby current	Standby mode; $V_{DD} = 5.5 V$; $V_I = V_{DD}$ or V_{SS} ; $f_{SCL} = 0 \text{ kHz}$	—	1.9	3.0	μΑ
ΔI_{DD}	Additional standby current	Standby mode; $V_{DD} = 5.5 V$; Every LED I/O at $V_{IN} = 4.3 V$; $f_{SCL} = 0 kHz$	—	_	800	μΑ
V _{POR}	Power-on reset voltage	No load; $V_I = V_{DD}$ or V_{SS}	—	1.7	2.2	V
Input SCL;	input/output SDA	•				
VIL	LOW level input voltage		-0.5		0.3 V _{DD}	V
VIH	HIGH level input voltage		0.7 V _{DD}	_	5.5	V
I _{OL}	LOW level output current	$V_{OL} = 0.4V$	3	6.5	—	mA
١L	Leakage current	$V_{I} = V_{DD} = V_{SS}$	-1	_	+1	μΑ
CI	Input capacitance	$V_{I} = V_{SS}$	—	3.7	5	pF
l/Os						
VIL	LOW level input voltage		-0.5	—	0.8	V
VIH	HIGH level input voltage		2.0	_	5.5	V
	LOW level output current	V _{OL} = 0.4 V; V _{DD} = 2.3 V; Note 1	6	9	—	mA
		V _{OL} = 0.4 V; V _{DD} = 3.0 V; Note 1	8	11	—	mA
Le.		V _{OL} = 0.4 V; V _{DD} = 5.0 V; Note 1	10	14	-	mA
I _{OL}		V _{OL} = 0.7 V; V _{DD} = 2.3 V; Note 1	11	14	—	mA
		V _{OL} = 0.7 V; V _{DD} = 3.0 V; Note 1	14	18	—	mA
		V _{OL} = 0.7 V; V _{DD} = 5.0 V; Note 1	17	24	—	mA
۱ _L	Input leakage current	$V_{DD} = 3.6 \text{ V}; \text{ V}_{I} = 0 \text{ or } \text{V}_{DD}$	-1		1	μΑ
CIO	Input/output capacitance		—	2.1	5	pF
Select Inpu	its A0, A1, A2 / RESET	·				-
V _{IL}	LOW level input voltage		-0.5	—	0.8	V
VIH	HIGH level input voltage; A0 / RESET		2.0	_	5.5	V
VIH	HIGH level input voltage; A1 / A2		2.0	_	V _{DD} + 0.5	V
ILI	Input leakage current		-1	—	1	μA
Cl	Input capacitance	$V_{I} = V_{SS}$	—	2.3	5	pF

NOTE:

1. The total current sunk for all I/Os must be limited to 100 mA and 25 mA per I/O.

AC SPECIFICATIONS

SYMBOL	PARAMETER	STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNITS	
		MIN	MAX	MIN	MAX		
fscl	Operating frequency	0	100	0	400	kHz	
t _{BUF}	Bus free time between STOP and START conditions	4.7	—	1.3	_	μs	
t _{HD;STA}	Hold time after (repeated) START condition	4.0	—	0.6	_	μs	
t _{SU;STA}	Repeated START condition setup time	4.7	—	0.6	_	μs	
t _{SU;STO}	Setup time for STOP condition	4.0	—	0.6	_	μs	
t _{HD;DAT}	Data in hold time	0	—	0	_	ns	
t _{VD;ACK}	Valid time for ACK condition ²	—	600	_	600	ns	
t _{VD;DAT} (L)	Data out valid time ³	—	600	—	600	ns	
t _{VD;DAT} (H)	Data out valid time ³	—	1500	—	600	ns	
t _{SU;DAT}	Data setup time	250	_	100	_	ns	
t _{LOW}	Clock LOW period	4.7	_	1.3	_	μs	
thigh	Clock HIGH period		_	0.6	_	μs	
t _F	Clock/Data fall time		300	20 + 0.1 C _b ¹	300	ns	
t _R	Clock/Data rise time	—	1000	20 + 0.1 C _b ¹	300	ns	
t _{SP}	Pulse width of spikes that must be suppressed by the input filters	—	50	—	50	ns	
Port Timing	-	•		-		-	
t _{PV}	Output data valid	—	200	—	200	ns	
t _{PS}	Input data setup time	100	_	100		ns	
t _{PH}	PH Input data hold time		_	1		μs	
Reset	·	-	-		-	-	
t _W	Reset pulse width		_	6	_	ns	
t _{REC}	Reset recovery time	0	_	0		ns	
t _{RESET} 4,5	Time to reset	400	—	400	_	ns	

NOTES:

NOTES:
 C_b = total capacitance of one bus line in pF.
 t_{VD;ACK} = time for Acknowledgement signal from SCL low to SDA (out) low.
 t_{VD;DAT} = minimum time for SDA data out to be valid following SCL low.
 Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.
 Upon reset, the full delay will be the sum of t_{RESET} and the RC time constant of the SDA bus.

PCA9551




Figure 16. Typical frequency variation over process at V_{DD} = 2.3 V to 3.0 V




Figure 17. Typical frequency variation over process at V_{DD} = 3.0 V to 5.5 V

2003 Feb 24




Figure 18. Definition of RESET timing




Figure 19. Definition of timing

PCA9551

Product data

SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 Α Х = v 🕅 A Η_E 16 Q (A_3) pin 1 index Ť ī 8 е detail X 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) Α Z⁽¹⁾ D⁽¹⁾ E⁽¹⁾ UNIT Q θ A_1 A_2 A₃ H_{E} L Lp ۷ w У bp С е max. 0.25 1.45 0.49 0.25 10.0 4.0 6.2 1.0 0.7 0.7 1.75 0.25 1.27 1.05 0.25 0.25 0.1 mm 0.19 0.10 1.25 0.36 5.8 0.6 0.3 9.8 3.8 0.4 8° 0° 0.010 0.057 0.0100 0.39 0.244 0.039 0.028 0.019 0.16 0.028 inches 0.069 0.01 0.050 0.041 0.01 0.01 0.004 0.0075 0.38 0.228 0.016 0.012 0.004 0.049 0.014 0.15 0.020 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN **ISSUE DATE** VERSION PROJECTION IEC JEDEC EIAJ

PCA9551

97-05-22


99-12-27


⊕

SOT109-1

076E07

MS-012





HVQFN16: plastic heatsink very thin quad flat package; no leads; 16 terminals; body 4 x 4 x 0.85 mm

Product data

8-bit I²C LED driver with programmable blink rates

PCA9551

REVISION HISTORY

Rev	Date	Description
_3	20030224	Product data (9397 750 11155); ECN 853-2343 29331 of 20 December 2002; supersedes data of 2002 Sep 09 (9397 750 10328).
		Modifications:
		 Update ∆I_{DD} specification
_2	20020927	Product data (9397 750 10328); ECN 853-2343 28878 of 09 September 2002.



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
111	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825

sales.addresses@www.semiconductors.philips.com.

For sales offices addresses send e-mail to:

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 02-03

Document order number:

9397 750 11155

Let's make things better.





